psx.wiki

psx.wiki: Difference between revisions

Revision as of 05:18, 23 October 2026
RemmyLee
(Hardware tests: nine DMA, MDEC and BIOS test pages with part names for titles; join one-sentence paragraphs per voice.md)
Revision as of 23:54, 1 November 2026
RemmyLee
(Games: the section's first page, Final Fantasy VII, with its field script debugger, BROM.X battle-test screen and unused menu commands)
Line 23:Line 23:
## Hardware Tests## Hardware Tests
−- CPU: [Multiply and Divide Timing](/tests/mult-timing/) · [CPU Core and Bus](/tests/cpu-core/) · [CPU Load and Store Timing](/tests/cpu-loads/) · [CPU Load Pairs and GTE Input Timing](/tests/cpu-load-pairs/) · [Store and Load Sequences](/tests/store-load-sequences/) · [Load Landing and Device Loads](/tests/load-landing/) · [Write Queue and GTE Interrupts](/tests/write-queue/) · [CPU Bus Gaps and Cache Isolation](/tests/cpu-bus-gaps/) · [RAM Refresh](/tests/ram-refresh/) · [Timer Write and Cache Line Fills](/tests/timer-write-fills/) · [Bus Auto Increment](/tests/bus-auto-increment/) · [Cache Control Register Bits](/tests/cache-control-bits/) · [Partial Writes to I/O Registers](/tests/partial-register-writes/) · [CPU Access Time](/tests/access-time/) · [I/O Access Width](/tests/io-access-bitwidth/) · [Coprocessor Usable Bits](/tests/coprocessor-usable/) · [BIOS Logo Race and Uncached Calls](/tests/bios-logo-race/)+- CPU: [Multiply and Divide Timing](/tests/mult-timing/) · [CPU Core and Bus](/tests/cpu-core/) · [CPU Load and Store Timing](/tests/cpu-loads/) · [CPU Load Pairs and GTE Input Timing](/tests/cpu-load-pairs/) · [Store and Load Sequences](/tests/store-load-sequences/) · [Load Landing and Device Loads](/tests/load-landing/) · [Write Queue and GTE Interrupts](/tests/write-queue/) · [CPU Bus Gaps and Cache Isolation](/tests/cpu-bus-gaps/) · [RAM Refresh](/tests/ram-refresh/) · [Timer Write and Cache Line Fills](/tests/timer-write-fills/) · [Bus Auto Increment](/tests/bus-auto-increment/) · [Cache Control Register Bits](/tests/cache-control-bits/) · [Partial Writes to I/O Registers](/tests/partial-register-writes/) · [CPU Access Time](/tests/access-time/) · [I/O Access Width](/tests/io-access-bitwidth/) · [Coprocessor Usable Bits](/tests/coprocessor-usable/) · [BIOS Logo Race and Uncached Calls](/tests/bios-logo-race/) · [CPU Stores and Device Delays](/tests/cpu-stores-device-delays/) · [CPU Pipeline Timing and Cache Isolation](/tests/cpu-pipeline-cache-isolation/) · [CPU Loads and BIOS ROM Reads](/tests/cpu-loads-bios-rom-reads/) · [KSEG0 and KSEG1 Code Fetch](/tests/kseg0-kseg1-code-fetch/) · [Load Delay Slot Collisions](/tests/load-delay-slot-collisions/) · [Generated Program Timing by Code Segment](/tests/generated-program-timing/) · [I/O Load and Store Spacing](/tests/io-load-store-spacing/)
- GTE: [GTE Register Write Delay](/tests/gte-store-delay/) · [GTE Command Timing](/tests/gte-timing/) · [GTE LZCS Write Delay](/tests/gte-latency-lzcs/) · [GTE Lighting Input Latency](/tests/gte-latency/) · [GTE Write-to-Use Delay](/tests/gte-write-to-use/) · [GTE Registers and Results](/tests/gte-results/) · [GTE Input Timing and I/O Load Pairs](/tests/gte-input-timing/) · [GTE Control Inputs and Store Widths](/tests/gte-control-inputs/) · [GTE Timing during CPU Stalls](/tests/gte-cpu-stalls/) · [GTE Undocumented Opcodes](/tests/gte-undocumented-opcodes/)- GTE: [GTE Register Write Delay](/tests/gte-store-delay/) · [GTE Command Timing](/tests/gte-timing/) · [GTE LZCS Write Delay](/tests/gte-latency-lzcs/) · [GTE Lighting Input Latency](/tests/gte-latency/) · [GTE Write-to-Use Delay](/tests/gte-write-to-use/) · [GTE Registers and Results](/tests/gte-results/) · [GTE Input Timing and I/O Load Pairs](/tests/gte-input-timing/) · [GTE Control Inputs and Store Widths](/tests/gte-control-inputs/) · [GTE Timing during CPU Stalls](/tests/gte-cpu-stalls/) · [GTE Undocumented Opcodes](/tests/gte-undocumented-opcodes/)
−- GPU: [Display Timing and GPUSTAT](/tests/display-timing/) · [GP0 Command FIFO Occupancy](/tests/gpu-fifo/) · [GPU Info Index 08h](/tests/gpu-info8/) · [GPUSTAT Bit 13 Across Interlace Changes](/tests/gpustat-bit13-interlace/) · [GPU Draw Queue and IRQ1](/tests/gpu-draw-queue/) · [GPU Command Timing](/tests/gpu-command-timing/) · [GPU Timing at Game Scale](/tests/gpu-timing-game-scale/) · [GPU State](/tests/gpu-state/) · [GPU Primitives at Game Scale](/tests/gpu-primitives/) · [GPU Rasterization Rules](/tests/gpu-rasterization/) · [GPU Polyline Over DMA](/tests/gpu-polyline-dma/) · [GPUSTAT DMA Bits](/tests/gpustat-dma-bits/) · [GPU Bandwidth](/tests/gpu-bandwidth/) · [GP0(E1h) Draw Mode](/tests/gp0-e1/)+- GPU: [Display Timing and GPUSTAT](/tests/display-timing/) · [GP0 Command FIFO Occupancy](/tests/gpu-fifo/) · [GPU Info Index 08h](/tests/gpu-info8/) · [GPUSTAT Bit 13 Across Interlace Changes](/tests/gpustat-bit13-interlace/) · [GPU Draw Queue and IRQ1](/tests/gpu-draw-queue/) · [GPU Command Timing](/tests/gpu-command-timing/) · [GPU Timing at Game Scale](/tests/gpu-timing-game-scale/) · [GPU State](/tests/gpu-state/) · [GPU Primitives at Game Scale](/tests/gpu-primitives/) · [GPU Rasterization Rules](/tests/gpu-rasterization/) · [GPU Polyline Over DMA](/tests/gpu-polyline-dma/) · [GPUSTAT DMA Bits](/tests/gpustat-dma-bits/) · [GPU Bandwidth](/tests/gpu-bandwidth/) · [GP0(E1h) Draw Mode](/tests/gp0-e1/) · [GPU Drawing Time and Status Bits](/tests/gpu-drawing-time/) · [GPU Flat Quad Fill Time](/tests/gpu-flat-quad-fill-time/) · [GPU Read and Draw Behavior](/tests/gpu-read-draw-behavior/)
−- DMA: [DMA Timing](/tests/dmatime/) · [DMA Registers and Interrupt Latency](/tests/dma2/) · [DMA Priority Against the CPU and Between Channels](/tests/dma-priority/) · [DMA Master Enable](/tests/dma-dpcr/) · [DMA Channel 6 Ordering Table Clear](/tests/dma-otc/) · [DMA Chopping](/tests/dma-chopping/) · [DMA List Loops](/tests/dma-chain-looping/) · [DMA Interrupt Latency and MDEC Reset](/tests/dma-interrupt-latency/) · [Instruction Fetch During DMA2](/tests/dma2-instruction-fetch/) · [CPU Speed During a DMA2 List](/tests/dma2-cpu-speed/) · [RAM Access During a DMA2 List](/tests/dma2-ram-access/) · [CPU Access Types During a DMA2 List](/tests/dma2-access-types/) · [Load and Use During a DMA2 List](/tests/dma2-load-use/)+- DMA: [DMA Timing](/tests/dmatime/) · [DMA Registers and Interrupt Latency](/tests/dma2/) · [DMA Priority Against the CPU and Between Channels](/tests/dma-priority/) · [DMA Master Enable](/tests/dma-dpcr/) · [DMA Channel 6 Ordering Table Clear](/tests/dma-otc/) · [DMA Chopping](/tests/dma-chopping/) · [DMA List Loops](/tests/dma-chain-looping/) · [DMA Interrupt Latency and MDEC Reset](/tests/dma-interrupt-latency/) · [Instruction Fetch During DMA2](/tests/dma2-instruction-fetch/) · [CPU Speed During a DMA2 List](/tests/dma2-cpu-speed/) · [RAM Access During a DMA2 List](/tests/dma2-ram-access/) · [CPU Access Types During a DMA2 List](/tests/dma2-access-types/) · [Load and Use During a DMA2 List](/tests/dma2-load-use/) · [DMA2 Progress and Cache Line Fills](/tests/dma2-progress-line-fills/) · [CPU Timing on BIOS DMA2 List Shapes](/tests/dma2-list-shapes/) · [SPU Loads and Cold Calls During a DMA2 List](/tests/dma2-spu-loads-cold-calls/) · [CPU Loop During DMA2 and Timer Reads](/tests/cpu-loop-during-dma2-timer-reads/) · [DMA Start Stall and Delay Slot Fetch](/tests/dma-start-stall-delay-slot/)
- Root Counters: [Root Counter Behavior](/tests/timers2/) · [Root Counter Mode Combinations](/tests/timers3/) · [Root Counter Clocks and Sync Modes](/tests/timers-ps1-tests/)- Root Counters: [Root Counter Behavior](/tests/timers2/) · [Root Counter Mode Combinations](/tests/timers3/) · [Root Counter Clocks and Sync Modes](/tests/timers-ps1-tests/)
−- Memory Control and Expansion Port: [Memory Control and Bus Timing](/tests/memctl/) · [EXP2 Delay Register Read-back](/tests/dev8-readback/) · [Expansion Region 2 Access Width](/tests/exp2-width/)+- Memory Control and Expansion Port: [Memory Control and Bus Timing](/tests/memctl/) · [EXP2 Delay Register Read-back](/tests/dev8-readback/) · [Expansion Region 2 Access Width](/tests/exp2-width/) · [Peripheral Registers and Bus Delays](/tests/peripheral-bus-delays/) · [Bus Access and Device Register Timing](/tests/bus-access-register-timing/)
- Interrupts and Serial Ports: [Interrupt Controller and Serial Ports](/tests/irqsio/) · [SIO1 Transmit Start Timing](/tests/sio1probe3/)- Interrupts and Serial Ports: [Interrupt Controller and Serial Ports](/tests/irqsio/) · [SIO1 Transmit Start Timing](/tests/sio1probe3/)
−- MDEC: [MDEC Output](/tests/mdecout/) · [MDEC Hand-Made Streams](/tests/mdec2/) · [MDEC Block Counter](/tests/mdec-counter/) · [MDEC Reset and Store Timing](/tests/sxmdrst/) · [MDEC Start and Interrupt Entry Timing](/tests/mdec-start-interrupt-entry/)+- MDEC: [MDEC Output](/tests/mdecout/) · [MDEC Hand-Made Streams](/tests/mdec2/) · [MDEC Block Counter](/tests/mdec-counter/) · [MDEC Reset and Store Timing](/tests/sxmdrst/) · [MDEC Start and Interrupt Entry Timing](/tests/mdec-start-interrupt-entry/) · [MDEC Status and Decode Timing](/tests/mdec-status-decode-timing/) · [MDEC Block Timing](/tests/mdec-block-timing/)
−- SPU: [SPU Registers and Envelope](/tests/spu-registers-and-envelope/) · [SPU Noise Flags and Reverb](/tests/spu-noise-flags-and-reverb/) · [SPU Read Timing](/tests/spu-read-timing/) · [SPU Voice After End and Mute](/tests/spu-end-mute/) · [SPU 32-bit Stores](/tests/spu-32-bit-stores/) · [SPU Wide Writes](/tests/spu-wide-writes/) · [SPU Memory Transfer](/tests/spu-memory-transfer/)+- SPU: [SPU Registers and Envelope](/tests/spu-registers-and-envelope/) · [SPU Noise Flags and Reverb](/tests/spu-noise-flags-and-reverb/) · [SPU Read Timing](/tests/spu-read-timing/) · [SPU Voice After End and Mute](/tests/spu-end-mute/) · [SPU 32-bit Stores](/tests/spu-32-bit-stores/) · [SPU Wide Writes](/tests/spu-wide-writes/) · [SPU Memory Transfer](/tests/spu-memory-transfer/) · [Undrained SPU Write FIFO](/tests/spu-write-fifo-undrained/) · [SPU Voice Onset and Pitch](/tests/spu-voice-onset/) · [SPU Voice Flags and Interrupts](/tests/spu-voice-flags-interrupts/)
−- CD-ROM: [CD-ROM Controller With No Disc](/tests/cd-rom-no-disc/) · [CD-ROM Controller With a Disc](/tests/cd-rom-with-disc/) · [CD-ROM Seek Timing](/tests/cd-rom-seek-timing/) · [CD-ROM Position After a Hold](/tests/cd-rom-hold/) · [CD-ROM Read After a Pause](/tests/cd-rom-read-after-pause/) · [CD-ROM Commands With No Disc](/tests/cd-rom-no-disc-commands/)+- CD-ROM: [CD-ROM Controller With No Disc](/tests/cd-rom-no-disc/) · [CD-ROM Controller With a Disc](/tests/cd-rom-with-disc/) · [CD-ROM Seek Timing](/tests/cd-rom-seek-timing/) · [CD-ROM Position After a Hold](/tests/cd-rom-hold/) · [CD-ROM Read After a Pause](/tests/cd-rom-read-after-pause/) · [CD-ROM Commands With No Disc](/tests/cd-rom-no-disc-commands/) · [CD-ROM Audio and Data Commands](/tests/cd-rom-audio-data-commands/) · [CD-ROM Controller Commands and Reads](/tests/cd-rom-controller-commands/)
- Memory Card: [Memory Card After a Write](/tests/memory-card-after-write/)- Memory Card: [Memory Card After a Write](/tests/memory-card-after-write/)
−- Several Parts: [Hardware Behavior Checks](/tests/hardware-checks/)+- Several Parts: [Hardware Behavior Checks](/tests/hardware-checks/) · [Timer Sync and SIO0 Timing](/tests/timer-sync-sio0-timing/) · [SPU Voice Start and MDEC Reset](/tests/spu-voice-start-mdec-reset/) · [DMA Registers and Timer Pulse Mode](/tests/dma-registers-timer-pulse-mode/) · [GTE Register Writes and Expansion Reads](/tests/gte-register-writes-expansion-reads/) · [SPU Envelope Grid and GPU Fill Timing](/tests/spu-envelope-grid-gpu-fill/) · [GTE Input Timing and CD-ROM Queries](/tests/gte-input-timing-cd-rom-queries/)
## System Software## System Software
Line 64:Line 64:
- Programs: [PS-X EXE](/system/ps-x-exe/) · [SYSTEM.CNF](/system/system-cnf/)- Programs: [PS-X EXE](/system/ps-x-exe/) · [SYSTEM.CNF](/system/system-cnf/)
+## Games
+
+- [Final Fantasy VII](/games/final-fantasy-vii/): [Field Script Debugger](/games/final-fantasy-vii/field-script-debugger/)
+
## Browse## Browse