BIOS Logo Race and Uncached Calls: Difference between revisions
| Revision as of 05:18, 23 October 2026 RemmyLee (Hardware tests: nine DMA, MDEC and BIOS test pages with part names for titles; join one-sentence paragraphs per voice.md) | Revision as of 05:41, 23 October 2026 RemmyLee (Hardware tests: See also links back from 37 existing pages to the new ones) | ||
| Line 14: | Line 14: | ||
| UCL runs a cached loop of 100 turns that calls a routine of NOPs with JALR. The routine holds 1 NOP in the first rows and then 4 and 8. The routine sits in KSEG1 or in the cache. Root counter 2 times every row, and the program reads it with loads only.[^run] | UCL runs a cached loop of 100 turns that calls a routine of NOPs with JALR. The routine holds 1 NOP in the first rows and then 4 and 8. The routine sits in KSEG1 or in the cache. Root counter 2 times every row, and the program reads it with loads only.[^run] | ||
| + | See also: | ||
| + | |||
| + | - [DMA2 Progress and Cache Line Fills](/tests/dma2-progress-line-fills/) | ||
| + | - [CPU Timing on BIOS DMA2 List Shapes](/tests/dma2-list-shapes/) | ||
| + | |||
| ## Results | ## Results | ||