GTE Timing during CPU Stalls: Difference between revisions
| Revision as of 05:40, 23 October 2026 RemmyLee (Hardware tests: 15 more test pages (CPU, DMA, SPU, GPU, MDEC, CD-ROM, bus), each with See also links to the pages that measure the same parts) | Revision as of 05:41, 23 October 2026 RemmyLee (Hardware tests: See also links back from 37 existing pages to the new ones) | ||
| Line 16: | Line 16: | ||
| The other groups time the instruction that runs as a RAM load completes and loads and stores from code in KSEG1. Their rows are root counter 2 counts in system clock cycles for 100 turns of a loop body.[^runh] | The other groups time the instruction that runs as a RAM load completes and loads and stores from code in KSEG1. Their rows are root counter 2 counts in system clock cycles for 100 turns of a loop body.[^runh] | ||
| + | See also: | ||
| + | |||
| + | - [CPU Pipeline Timing and Cache Isolation](/tests/cpu-pipeline-cache-isolation/) | ||
| + | |||
| ## Results | ## Results | ||