DMA Interrupt Latency and MDEC Reset: Difference between revisions
| Revision as of 05:40, 23 October 2026 RemmyLee (Hardware tests: 15 more test pages (CPU, DMA, SPU, GPU, MDEC, CD-ROM, bus), each with See also links to the pages that measure the same parts) | Revision as of 05:41, 23 October 2026 RemmyLee (Hardware tests: See also links back from 37 existing pages to the new ones) | ||
| Line 26: | Line 26: | ||
| | SDS | DMA4 to the SPU by block size, and in sync mode 0 | | | SDS | DMA4 to the SPU by block size, and in sync mode 0 | | ||
| + | See also: | ||
| + | |||
| + | - [Undrained SPU Write FIFO](/tests/spu-write-fifo-undrained/) | ||
| + | |||
| ## Results | ## Results | ||